Delivering more DRAM bandwidth

- Independent DRAM controllers
- Optimized DRAM paging
- Re-architect NB for higher bw
- Write bursting
- DRAM prefetcher
- Core prefetchers

- Increase buffer sizes
- Optimize schedulers
- Ready to support future DRAM technologies